Mastering Design for Excellence(DFx) in High-Speed PCB Design: Achieving success in Signal Integrity and Manufacturability




FROM CONCEPT
TO MANUFACTURING

WWW.PCBDESIGN.HU

János Lazányi – CEO – PCB Design Kft.








The purpose of Signal Integrity



- SI: Ensuring signals can be interpreted by the receiver.
 - Amplitude &
 - Time Domain
- Sources of signal degradation
 - Impedance mismatch
 - Frequency response variation
 - Crosstalk
 - Noise
- Moreover:
 - Ensure Power Integrity
 - Ground Bounce & SSN
 - Ensure low EMI emission



DFx in Nutshell






- Design for manufacturing (DFM)
- Design for assembly (DFA)
- Design for test (DFT)
- Design for quality (DFQ)
- Design for cost (DFC)

Typical PCB Design Flow





Design for manufacturing (DFM)


- Track/Via Geometry
- Edge Clearance
- Acid Traps
- Solder Mask Problems (Small pitch components)
- Via Problems (e.g. Placing Vias in Pads)

Design for assembly (DFA)

- Part-to Part Spacing
- Proper Footprint
- Solderability (Thumb stone)
- Reflow profile mismatch
- Used component technologies
 - SMT, THT, Press-fit
- One vs two sided PCB

Signal Integrity PCB Design Flow





Design for Signal Integrity

- Material selection → loss
- Stackup

- → impedance mismatch & loss
- Track geometry
- → impedance mismatch & loss & cross-talk

Topology


→ reflection




Loss optimalization of various track geometries

Transmission line & characteristic impedance








- Copper Loss (R)
- · Dielectric Loss (G)
- Inductance (L)
- Capacitance (C)



Indipendent of lenght








Losses

DESIGN


- Resistive loss
- Dielectric loss
- Radiated loss

Indipendent of lenght



Indipendent of Frequency

$$Z_0 = \sqrt{\frac{L}{C}}$$



		FR4			4350	
Frequency	Copper Loss	Dielectric Loss	Total Loss	Copper Loss	Dielectric Loss	Total Loss
10 MHz	0.005	0.001	0.006	0.005	0.000	0.005
100 MHz	0.019	0.012	0.031	0.019	0.002	0.021
> 1 GHz	0.090	0.123	0.213	0.090	0.017	0.107
10 GHz	0.330	1.227	1.557	0.330	0.173	0.503

FR4 dielectric loss exceeds copper loss at 1 GHz


Losses - Conductor DC resistance



- Resistive losses
 - Conductor DC resistance
 - Geometry driven
 - Length dependent

DC Resistance


$$\begin{split} R_{DC} &= \rho \, \frac{l}{tw} = \rho \, \frac{l}{A} \\ R_{DC} &= 0.679 \, \mu \Omega - in \, \frac{12 \, in}{\left(0.0014 \, in \right) \! \left(0.010 \, in \right)} = 0.6 \Omega \\ R_{DC} &= 0.679 \, \mu \Omega - in \, \frac{12 \, in}{\left(0.0007 \, in \right) \! \left(0.005 \, in \right)} = 2.3 \Omega \end{split}$$




Resistive Loss – Skin depth



- Resistive losses
 - Conductor DC resistance
 - Skin depth
 - 2 µm @ 1 GHz
 - Effective conductor area is decreased!
 - Increased resistive loss!
 - 1 oz (35 μm) , 1/2, 1/3 oz behaves similar
 - No cross coupling with common ground





Resistive Loss – Surface roughness





- Resistive losses
 - Conductor DC resistance
 - Skin depth
 - Surface roughness


	PCle® 3.0 - 4 GHz	PCle [®] 4.0 - 8 GHz	PCle [®] 5.0 - 16 GHz
Standard Foil (7-14um)	-6.9 dB	-12.3 dB	-21.8 dB
VLP (1-3um)	-6.4 dB	-11.2 dB	-19.9 dB
	+7%	+9%	+9%
HVLP (<1um)	-6.1 dB	-10.6 dB	-18.8 dB
	+12%	+14%	+14%

15" Transmission Line on mid-range material: ER=3.3, tanD=0.010

Above 1 GHz surface roughness increases signal length (skin depth)







Dielectric loss

DESIGN


- Dielectric loss (G)
 - Dielectric loss exceeds resistive loss around 3 Gbit/s





Material selection

Dk, Permittivity	A. @ 2 GHz B. @ 5 GHz C. @ 10 GHz	3.45
Df, Loss Tangent	A. @ 2 GHz B. @ 5 GHz C. @ 10 GHz	0.0031

- Layer selection
 - (Surface) microstrip losses are lower









Loss frequency dependence



- Standard FR4 materials are not specified for high frequency operations. (Er is only defined at 1 Mhz)
- Dielectric constant is heavily frequency dependent
 - → Signal dispersion





Practical summary



Use wider traces

- (+) Improves skin effect loss
- (+) No increase in material cost
- (-) Uses more routing area
- (-) Increases PCB thickness with fixed impedance

Use "High-speed" material

- (+) Lower Er → lowers dielectric loss
- (+) Lower loss tangent > lowers dielectric loss

Use "smooth" copper

- (+) Lower dielectric loss
- (-) Caution! Peel strength is reduced


Effects of resin/glass content



Hard to predict impedance and loss


- Prepreg thickness dependent
- Temperature dependent
- Resin content changes during press

Zig-zag routing



glass er ~6,1 / resin er ~3,2







Etching / Thermal effects



- Outer layer anodization CU (+25-35um)
- Silkscreen / soldermask / coating effects



- Etching (angle) significantly affects final impedance
 - Hard to maintain if unequal copper balance on a layer.



θ	L(nH/in)	C(pF/in)	Z _o (Ω)
90	8.5	3.4	50.0
79	8.6	3.3	50.7
72	8.6	3.3	51.0
60	8.7	3.3	51.5
45	8.8	3.2	52.2

• Temperature rise increases loss

The state of the s	Cables
	Low Loss
	25C (Mid Loss)
	Standard
Ngrat Path RX	Loss
	10 10 14 19 19

Nominal Loss (dB/inch at 4 GHz)	Microstrip Worst Case 75°C dB/inch (percentage increase)	Stripline Worst Case 75°C dB/inch (percentage increase)
0.40	0.50 (25%)	0.48 (19%)
0.44	0.54 (23%)	0.52 (17%)
0.5	0.60 (20%)	0.58 (15%)
0.6	0.70 (17%)	0.68 (13%)
0.7	0.93 (32%)	0.90 (29%)
0.8	1.03 (28%)	1.00 (25%)



High speed design & layout

100 M	1 G	3 G	5 G	10 G
	Impedance match	ing across transn	nission line	
	Return c	urrent path contro	ol	
	Rel	flection control		
	Device I/O	capacitance act a	s LPF	
	SSN	/ Ground bounce		
		Cross talk		
		Connector	stub	
		SI	kin effect	
			Dielectric loss	
		lin lin	ter symbol interfe	rence
			Via stub e	ffect

J.Zerbe / B. Nikolic



Optimal stackup planning


Stack up planning - basics



- Even number of layers
- Symmetrical structure prevent deformation
- Same thickness on both sides of the core

Steps:

- Determine technology (press cycles)
- Determine number of signal + power layers
- Assign ground layers
- Evaluate PCB thickness with "typical" impedances
- Adjust final thickness in the middle of the PCB




Stack up planning – Signal integrity effects



- Signal layers
 - Top/Bottom layer Microstrip
 - 100 um for HDI- Er-3.4
 - 150 um for FR4
 - Inner layers (GSG) Stripline
 - 150+150 um for HDI- Er-3.4
 - 250+250 um for FR4
 - Inner layers (GSSG) Stripline
 - 100+300 um for HDI- Er-3.4 (85um line)
 - 200+400 um for FR4







Stack up planning – Power layers



GND layers


- Serve as reference layers for impedance control
- Stitching VIA between layers!
- EMI control
 - Shall be outward facing






VCC layers

- Serve as plane capacitance (if big enough)
- Can act as impedance control reference (if big enough)





Stackup planning – Simple designs (4 layer)



- No impedance control planned
 - Reference layer is too far on microstrip (more 300 um)
 - GPS antenna on 2 layer PCB → Coplanar structure
 - Improper 4 layer stackup
 - Layer change effects
 - Propagation delay change
 - Impedance change

copper - 1	18µm	1/2 0Z
Prepreg 7628	180µm	7mil
Prepreg 7628	180µm	7mil
copper - 2	35µm	1oz
Core	710µm	27.95mil
copper - 3	35µm	1oz
Prepreg 7628	180µm	7mil
Prepreg 7628	180µm	7mil
copper - 4	18µm	1/20Z

- Signal is routed on power planes no proper calculation
 - Copper pour is getting too close (unintentional coplanar)

Stackup planning – Simple designs (6 layer)



- "The 6 layer problem"
 - Signal on layer 3
 - Too close to Signal on L4
 - Too far from reference on
 - We would like to move S
 - We shall maintain total this
 - Not possible due to prepeg

8 Layer STD Build	1.55mm	0.062"
copper - 1	18µm	½0Z
Prepreg 2125 Prepreg 2125	100μm 100μm	4mil 4mil
copper - 2	35µm	1oz
Core	200µm	4mil
copper - 3	35µm	1oz
Prepreg 2125	100µm	4mil
Prepreg 2125	100µm	4mil
copper - 4	35µm	1oz
Core	200µm	4mil
Core copper - 5	200µm 35µm	4mil 1oz
copper - 5 Prepreg 2125	•	
copper - 5	35µm	1oz
copper - 5 Prepreg 2125	35μm 100μm	1oz 4mil
copper - 5 Prepreg 2125 Prepreg 2125	35μm 100μm 100μm	1oz 4mil 4mil
copper - 5 Prepreg 2125 Prepreg 2125 copper - 6	35μm 100μm 100μm 35μm	1oz 4mil 4mil 1oz
copper - 5 Prepreg 2125 Prepreg 2125 copper - 6 Core	35μm 100μm 100μm 35μm 200μm	1oz 4mil 4mil 1oz 4mil
copper - 5 Prepreg 2125 Prepreg 2125 copper - 6 Core copper - 7	35μm 100μm 100μm 35μm 200μm	1oz 4mil 4mil 1oz 4mil 1oz

GND

SIG 1

SIG 2

PWR

6 Layer STD Buil	d 1 55mm	0.062"
o Layer 510 buil	d 1.55mm	0.002
copper - 1	18µm	1/20Z
Prepreg 2125	100µm	4mil
Prepreg 2125	100µm	4mil
copper - 2	35µm	1oz
Core	360µm	14.2mil
соррег - 3	35µm	1oz
Prepreg 7628	180µm	7mil
Prepreg 7628	180µm	7mil
copper - 4	35µm	1oz
Core	360µm	14.2mil
copper - 5	35µm	1oz
Prepreg 2125	100µm	4mil
Prepreg 2125	100µm	4mil
copper - 6	18µm	1/2 0Z


Add 0 layer core in middle

Stackup planning – More complex designs




- GSSG layer planning
 - Cheaper solution
 - Stripline reference should be further than adjacent signal laver
 - Horizontal / Vertical rooting

- GSG layer structure 16+ layers
 - "Clean" design
 - Reference layer is too close on stripline
 - · This would result two thick PCB or too think wiring
 - Hard to maintain PCB thickness
 - · Low Er material is required
 - Class 3 production "problem" above 16 layers
 - VIA Drill size vs. annual ring vs aspect ratio
 - Top part of the PCB is hard to use efficiently



Microvia startegy – Cost factor








Minimizing the time for EQ/TQ process

Proper documentation



- Proper "self describing" manufacturing notes
 - Impedance requirements
 - Do not be too strict.
 - Drill/VIA information
 - Burried/Blind VIA
 - Backdrill
 - Oversize
 - Depth tolerance
 - VIA tenting
 - Solder mask opening
 - VIA filling CAP' ing(IPC 4761 VII)




34567891011 1314

Proper documentation 2.



- Stackup adjustments and approval
 - Plan /buy manufacturer & (exact) material type in advance
 - Approach 1: Ask stackup/impedance and do design accordingly
 - Approach 2: Allow PCB manufacturer "slight" adjustments
 - Er adjustments (resin content/ material type) can be easily adjusted
 - Prepreg/core change harder to compensate.
 - Check loss tangent too!
- Send separate impedance calculations
- Add layer marker on each gerber file.
- Thieving effects signal integrity.
 - Allow only on panel
- Unused PAD removal






Post layout impedance adjustments




Use separate D-Code/ width




Practical example

- 1 Version control
- 2 Drill table
- 3 Stackup/impedance
- table
- 4 Manufacturing notes
- 5 Layer marking
- 6 Title box



Stackup / Impedance / Notes





IMPEDANCE TABLE

	dance Trace layer	Trace Width		Reference layers
100	L1_TOP	0.089mm	0.127mm	
90	L1_TOP	0.117mm	0.110mm	
50	L1_TOP	0.127mm	THE PERSON NAMED IN	L2_GND
100	L3 SIGNAL 1	0.089mm	0.114mm	L2 GND,L4 GND
100	L3_SIGNAL_1	0.075mm	0.100mm	L2 GND,L4 GND
50	L3 SIGNAL 1	0.107mm		L2_GND,L4_GND
100	L5_SIGNAL_2	0.089mm	0.114mm	L4_GND,L6_GND
100	L5 SIGNAL 2	0.075mm	0.100mm	L4 GND,L6 GND
90	L5_SIGNAL_2	0.090mm	0.100mm	L4_GND,L6_GND
90	L5 SIGNAL 2	0.082mm	0.085mm	L4 GND,L6 GND
50	L5_SIGNAL_2	0.107mm		L4_GND,L6_GND
39	L5_SIGNAL_Z	0.14timm		L4_GND,L6_GND
100	L7 SIGNAL 3	0.089mm	0.114mm	L6 GND,L8 GND
100	L7 SIGNAL 3	0.075mm	0.100mm	LE GND,LE GND
66	L7_SIGNAL_3	0.177mm	0.120mm	LE GND,LE GND
50	L7 SIGNAL 3	0.107mm		LE GND, LE GND
39	L7_SIGNAL_3	0.146mm		L6_GND,L8_GND
100	L9 SIGNAL 4	0.089mm	0.114mm	LB GND,L10 GND
100	L9 SIGNAL 4	0.075mm	0.100mm	
50	L9 SIGNAL 4	0.107mm	2	LE GND,L10 GND
100		0.089mm	0.114mm	L13 GND,L15 GN
100		0.075mm		L13 GNDL15 GN
90	L14 SIGNAL S	0.090mm	0.100mm	L13 GND,L15 GN
90		0.082mm		L13 GND,L15 GN
66		0.177mm	****	L13 GND,L15 GN
50		0.107mm		L13 GND,L15 GN
39	The Contract of the Contract o	0.146mm		L13 GND,L15 GN
100		0.089mm	0.114mm	L15 GND,L17 GN
100	The state of the s	0.075mm	-	L15 GND,L17 GN
90		0.090mm	0.100mm	
90	The second secon	0.082mm	0.085mm	
06	L16 SIGNAL E	0.177mm	0.120mm	
50	The state of the s	0.107mm	U.TZOMIII	L15 GND,L17 GN
39		0.146mm		L15 GND.L17 GN
_	L18 SIGNAL 7	0.089mm	0.144	_
100				L17 GND,L19 GN
90	L18 SIGNAL 7	0.075mm 0.090mm	0.100mm 0.100mm	
90	L18 SIGNAL 7	0.082mm	0.085mm	
66		0.177mm	0.120mm	
			u.120mm	
50 39	and the contract of the contra	0.107mm 0.146mm		L17 GND,L19 GN L17 GND,L19 GN
of some				
100		0.089mm		L19 GND,L21 GN
100	The same of the sa	0.075mm	0.100mm	AND DESCRIPTION OF THE PERSON NAMED IN COLUMN 1
90		0.090mm		L19 GND,L21 GN
90	The second secon	0.082mm	-	L19 GND,L21 GN
56		0.177mm	0.120mm	
50		0.107mm		L19 GND,L21 GN
39		0.146mm		L19 GND,L21 GN
100	L22_BOT	0.089mm	0.127mm	
90	L22_BOT	0.117mm	0.110mm	L21_GND
50	L22_BOT	0.127mm		L21_GND

NOTES

TECHNICAL PARAMETERS	9
Material	I-TERA MT40
Layer count	22 layers
Via Size	0.2/0.5mm
Via tenting	Top-Bottom Tenting
Via filing	TYPE-VII VIA FILLING
Buried Via	no
Blind/Micro via	no
Backdrill	yes
Minimum track width/clearance	0.075mm/0.085mm
Impedance	Impendance controlled
Surface finish	ENIG
Solder mask	LPI Green x2
Silkscreen	White
IPC Class	Class III
IPC Class Walver	VIA Walver
STENCIL	
Required	no
MECHANICAL PARAMETERS	
Panelisation	In Gerber
Panel Dimension	430x323.4mm
PCB Dimension	458x298.4mm
SPECIAL REMARKS	
1	PTH tolerance: check notes on gerber
2	N/A



WWW.PCBDESIGN.HU

janos.lazanyi@pcbdesign.hu

